



3C5000L

4

V1.2



W

4

W

W

W

W

Loongson Technology Corporation Limited

2

Building No.2, Loongson Industrial Park,
Zhongguancun Environmental Protection Park, Haidian District, Beijing
(Tel) 010-62546668
(Fax) 010-62600826



Э 3С5000L

Ч

Ю

3С5000L

Ч

Ш



			3C5000L
			V1.2
1	V1.0		
2	V1.1		
3	V1.2	1-3 HT	

: service@loongson.cn



1		1
1.1		1
1.2	3C5000L	2
2		5
2.1		5
2.2		5
3		7
3.1		7
3.2		8
3.3		9
4		17
4.1	0x0000	17
4.2	0x0008	17
4.3	0x0010	18
4.4	0x0020	18
4.5	0x0180	18
4.6	0x0188	19
4.7	0x0190	19
4.8	0x0198	20
4.9	0x01B0	20
4.10	0x01D0	23
4.11	0x01D8	23
4.12	0x0400	24
4.13	0x0420	24
4.14	0x0428	26
4.15	SRAM 0x0430	26
4.16	FUSE0 0x0460	26
4.17	FUSE1 0x0470	27
5		28



5.1

.....28.... ..

11 I/O	56
11.1 I/O	56
11.1.1	58
11.1.2	59
11.2 I/O	59
11.2.1	60
11.2.2	63
11.2.3 IO	63
11.2.4 IO HT	64
12	65
12.1	65
12.2	65
12.3	67
12.4	68
12.5	69
13 DDR4 SDRAM	71
13.1 DDR4 SDRAM	71
13.2 DDR4 SDRAM	72
13.3 DDR4 SDRAM	72
13.4 DDR4 SDRAM	72
13.4.1	72
13.5	84
13.5.1	84
13.5.2	84
13.5.3 Leveling	86
13.5.4	88
13.5.5 MRS	88
13.5.6	89
13.5.7	89
13.5.8 ECC	90
13.5.9	90

14 HyperTransport	94
14.1 HyperTransport	94
14.2 HyperTransport	96
14.3 HyperTransport	97
14.3.1 PIC	97
14.3.2	98
14.3.3	98
14.4 HyperTransport	99
14.4.1 HyperTransport	99
14.4.2 HyperTransport	99
14.5	100
14.5.1 Bridge Control	104
14.5.2 Capability Registers	105
14.5.3 Error Retry	107
14.5.4 Retry Count	108
14.5.5 Revision ID	108
14.5.6 Interrupt Discovery & Configuration	108
14.5.7	110
14.5.8	113
14.5.9 Link Train	115
14.5.10	116
14.5.11	120
14.5.12 POST	121
14.5.13	122
14.5.14 UNCACHE	123
14.5.15 P2P	126
14.5.16	128
14.5.17	130
14.5.18 PHY	131
14.5.19	131
14.5.20	132



14.5.21		132
14.5.22		133
14.5.23 Training 0		134
14.5.24 Training 0		134
14.5.25 Training 1		135
14.5.26 Training 2		135
14.5.27 Training 3		135
14.5.28		



15.2.2	SPSR	155
15.2.3	TxFIFO	155
15.2.4	SPER	156
15.2.5	SFC_PARAM	156
15.2.6	SFC_SOFTCS	157
15.2.7	SFC_TIMING	157
15.2.8	CTRL	158
15.2.9	CMD	158
15.2.10	0 BUF0	158
15.2.11	1 BUF1	159
15.2.12	0 TIMER0	159
15.2.13	1 TIMER1	159
15.2.14	2 TIMER2	159
15.2.15	SPI	160
15.3	I2C	161
15.3.1	PRERlo	161
15.3.2	PRERhi	161
15.3.3	CTR	162
15.3.4	TXR	162
15.3.5	RXR	163
15.3.6	CR	163
15.3.7	SR	163
15.3.8	SLV_CTRL	164



2- 1		5
3- 1		7
3- 2		8
3- 3 SCID_SEL		8
3- 4 44		9
3- 5 MMAP		9
3- 6		10
3- 7MMAP		15
3- 8		15
3- 9 MMAP		16
4- 1		17
4- 2		17
4- 3		18
4- 4		18
4- 5		18
4- 6		19
4- 7		19
4- 8		20
4- 9		21
4- 10		22
4- 11		23
4- 12		23
4- 13		24
4- 14		24
4- 15		26
4- 16 SRAM		26
4- 17 FUSE		26
4- 18 FUSE		27




3C5000L

5- 1		28
5- 2		29
5- 3		29
5- 4		30
5- 5		30
5- 6		31
5- 7		31
5- 8		32
5- 9		32
5- 10		33
5- 11		33
5- 12 GPIO		34
6- 1		35
6- 2		36
6- 3		36
6- 4		36
6- 5 Node counter		38
7- 1		39
7- 2		39
7- 3		39
7- 4 GPIO		40
7- 5		41
8- 1 3C5000L		44
9- 1 Cache		48
10- 1		51
10- 2 0		51
10- 3 1		52
10- 4 2		52
10- 5 3		52
10- 6		53




300L




>

10- 7		53
10- 8		55
11- 1		57
11- 2 IO		58
11- 3		58
11- 4		58
11- 5		59
11- 6		60
11- 7	IO	60
11- 8	IO	60
11- 9	IO	60
11- 10	IO	61
11- 11		61
11- 12		62
11- 13		62
11- 14		62
11- 15		63
11- 16	IO	63
11- 17	IO	63
12- 1		65
12- 2	IO	65
12- 3		66
12-	Q.I.I	



14-	2	HyperTransport		96
14-	3			97
14-	4			98
14-	5	4 HyperTransport		99
14-	6	3 HyperTransport		99
14-	7	3C5000L HyperTransport		99
14-	8	Bus Reset Control		104
14-	9	Command Capabilities Pointer Capability ID		105
14-	10	Link Config Link Control		105
14-	11	Revision ID Link Freq Link Error Link Freq Cap		106
14-	12	Feature Capability		107
14-	13	Error Retry		107
14-	14	Retry Count		108
14-	15	Revision ID		108
14-	16	Interrupt Capability		109
14-	17	Dataport		109
14-	18	IntrInfo 1		109
14-	19	IntrInfo 2		109
14-	20	HT 1		111
14-	21	HT 2		111
14-	22	HT 3		111
14-	23	HT 4		112
14-	24	HT 6		112
14-	25	HT 7		112
14-	26	HT 8		113
14-	27	HT 1		114
14-	28	HT 2		114
14-	29	HT 3		114
14-	30	HT 4		114
14-	31	HT 5		115



3C5000L



3C200



14-	92 HT TX POST ID WIN1	141
14-	93 HT TX POST ID WIN2	141
14-	94 HT TX POST ID WIN3	142
14-	95 HT RX INT TRANS LO	142
14-	96 HT RX INT TRANS Hi	142
15-	1 SPI	154




3C5000L



3C5000L

3	1-2	Ш	AXI	4	
Cache 4	I0	Ш	AXI	X1 Switch	X1
	CacheШ		X2 Switch	X2	Cache
Ш					



	1-2	
8*8	X1	
P0 4 P1 4 P2 4 P3	Slave	
S0 4 S1 4 S2 4 S3	Master	
I0	EM/ES 4 SM/SS 4 WM	
X2	Master	
	Slave	
X1	X2	Ш

Ш

1.2 3C5000L

3C5000L 3A5000
2.0GHz - 2.2GHz



3C5000L

- 16 64 LA464
- 512 100 0GHz
- 64MB Cache
- I/O DMA Cache
- 4 72 DDR4 DDR4-3200
- 10 4 HyperTransport HT 3.2GHz
- 3 I2C 4 1 UART 4 1 SPI 4 16 GPIO 11 "

p





2




3C5000L

MEM		1/2
CLKSEL[3:2]		
2 l' b00	466MHz	
2 l' b01	600MHz	
2 l' b10		SE



3




3.1



3- 1

		[47:44]		
0	0	0	0x0000_0000_0000	0x0FFF_FFFF_FFFF
	1	1	0x1000_0000_0000	0x1FFF_FFFF_FFFF
	2	2	0x2000_0000_0000	0x2FFF_FFFF_FFFF
	3	3	0x3000_0000_0000	0x3FFF_FFFF_FFFF
1	4	4	0x4000_0000_0000	0x4FFF_FFFF_FFFF
	5	5	0x5000_0000_0000	0x5FFF_FFFF_FFFF
	6	6	0x6000_0000_0000	0x6FFF_FFFF_FFFF
	7	7	0x7000_0000_0000	0x7FFF_FFFF_FFFF
2	8	8	0x8000_0000_0000	0x8FFF_FFFF_FFFF
	9	9	0x9000_0000_0000	0x9FFF_FFFF_FFFF
	10	10	0xA000_0000_0000	0xAFFF_FFFF_FFFF
	11	11	0xB000_0000_0000	0xBFFF_FFFF_FFFF
3	12	12	0xC000_0000_0000	0xCFFF_FFFF_FFFF
	13	13	0xD000_0000_0000	0xDFFF_FFFF_FFFF
	14	14	0xE000_0000_0000	0xEFFF_FFFF_FFFF
	15	15	0xF000_0000_0000	0xFFFF_FFFF_FFFF

16 (0x1fe00400) nodemask





3C5000L

[7]	[6]	[5]	[4]
	SCACHE/		

: (IN_ADDR & MASK) == BASE

3

W

SCACHE/ Slave 0 4 W 0
SCACHE SCID_SEL 4 SCACHE W 4
interleave_bit 2 MC W
W 0x1FE0_0000W

3- 6

0x2000	CORE0_WIN0_BASE	0x2100	CORE1_WIN0_BASE
0x2008	CORE0_WIN1_BASE	0x2108	CORE1_WIN1_BASE
0x2010	CORE0_WIN2_BASE	0x2110	CORE1_WIN2_BASE
0x2018			

0x08

0x08

JX50 08

JX508

CW JX52E

CW JX52E

x2008



3C5000L

0x2208	CORE2_WIN1_BASE	0x2308	CORE3_WIN1_BASE
0x2210	CORE2_WIN2_BASE	0x2310	CORE3_WIN2_BASE
0x2218	CORE2_WIN3_BASE	0x2318	CORE3_WIN3_BASE

0x2478	SCACHE0_WIN7_MASK	0x2578	SCACHE1_WIN7_MASK
0x2480	SCACHE0_WIN0_MMAP	0x2580	SCACHE1_WIN0_MMAP
0x2488	SCACHE0_WIN1_MMAP	0x2588	SCACHE1_WIN1_MMAP
0x2490	SCACHE0_WIN2_MMAP	0x2590	SCACHE1_WIN2_MMAP
0x2498	SCACHE0_WIN3_MMAP	0x2598	SCACHE1_WIN3_MMAP
0x24a0	SCACHE0_WIN4_MMAP	0x25a0	SCACHE1_WIN4_MMAP
0x24a8	SCACHE0_WIN5_MMAP	0x25a8	SCACHE1_WIN5_MMAP
0x24b0	SCACHE0_WIN6_MMAP	0x25b0	SCACHE1_WIN6_MMAP
0x24b8	SCACHE0_WIN7_MMAP	0x25b8	SCACHE1_WIN7_MMAP
0x2600	SCACHE2_WIN0_BASE	0x2700	SCACHE3_WIN0_BASE
0x2608	SCACHE2_WIN1_BASE	0x2708	SCACHE3_WIN1_BASE
0x2610	SCACHE2_WIN2_BASE	0x2710	SCACHE3_WIN2_BASE
0x2618	SCACHE2_WIN3_BASE	0x2718	SCACHE3_WIN3_BASE
0x2620	SCACHE2_WIN4_BASE	0x2720	SCACHE3_WIN4_BASE
0x2628	SCACHE2_WIN5_BASE	0x2728	SCACHE3_WIN5_BASE
0x2630	SCACHE2_WIN6_BASE	0x2730	SCACHE3_WIN6_BASE
0x2638	SCACHE2_WIN7_BASE	0x2738	SCACHE3_WIN7_BASE
0x2640	SCACHE2_WIN0_MASK	0x2740	SCACHE3_WIN0_MASK
0x2648	SCACHE2_WIN1_MASK	0x2748	SCACHE3_WIN1_MASK
0x2650	SCACHE2_WIN2_MASK	0x2750	SCACHE3_WIN2_MASK
0x2658	SCACHE2_WIN3_MASK	0x2758	SCACHE3_WIN3_MASK
0x2660	SCACHE2_WIN4_MASK	0x2760	SCACHE3_WIN4_MASK
0x2668	SCACHE2_WIN5_MASK	0x2768	SCACHE3_WIN5_MASK
0x2670	SCACHE2_WIN6_MASK	0x2770	SCACHE3_WIN6_MASK
0x2678	SCACHE2_WIN7_MASK	0x2778	SCACHE3_WIN7_MASK
0x2680	SCACHE2_WIN0_MMAP	0x2780	SCACHE3_WIN0_MMAP
0x2688	SCACHE2_WIN1_MMAP	0x2788	SCACHE3_WIN1_MMAP
0x2690	SCACHE2_WIN2_MMAP	0x2790	SCACHE3_WIN2_MMAP
0x2698	SCACHE2_WIN3_MMAP	0x2798	SCACHE3_WIN3_MMAP
0x26a0	SCACHE2_WIN4_MMAP	0x27a0	SCACHE3_WIN4_MMAP
0x26a8	SCACHE2_WIN5_MMAP	0x27a8	SCACHE3_WIN5_MMAP
0x26b0	SCACHE2_WIN6_MMAP	0x27b0	SCACHE3_WIN6_MMAP
0x26b8	SCACHE2_WIN7_MMAP	0x27b8	SCACHE3_WIN7_MMAP
-	-	0x2900	IO_L2X_WIN0_BASE
-	-	0x2908	IO_L2X_WIN1_BASE
-	-	0x2910	IO_L2X_WIN2_BASE
-	-	0x2918	IO_L2X_WIN3_BASE

3C5000L

-	-	0x2920	IO_L2X_WIN4_BASE
-	-	0x2928	IO_L2X_WIN5_BASE
-	-	0x2930	IO_L2X_WIN6_BASE
-	-	0x2938	IO_L2X_WIN7_BASE
-	-	0x2940	IO_L2X_WIN0_MASK
-	-	0x2948	IO_L2X_WIN1_MASK
-	-	0x2950	IO_L2X_WIN2_MASK
-	-	0x2958	IO_L2X_WIN3_MASK
-	-	0x2960	IO_L2X_WIN4_MASK
-	-	0x2968	IO_L2X_WIN5_MASK
-	-	0x2970	IO_L2X_WIN6_MASK
-	-	0x2978	IO_L2X_WIN7_MASK
-	-	0x2980	IO_L2X_WIN0_MMAP
-	-	0x2988	IO_L2X_WIN1_MMAP
-	-	0x2990	IO_L2X_WIN2_MMAP
-	-	0x2998	IO_L2X_WIN3_MMAP
-	-	0x29a0	IO_L2X_WIN4_MMAP
-	-	0x29a8	IO_L2X_WIN5_MMAP
-	-	0x29b0	IO_L2X_WIN6_MMAP
-	-	0x29b8	IO_L2X_WIN7_MMAP
0x2a00	HT0_LO_WIN0_BASE	0x2b00	HT0_HI_WIN0_BASE
0x2a08	HT0_LO_WIN1_BASE	0x2b08	HT0_HI_WIN1_BASE
0x2a10	HT0_LO_WIN2_BASE	0x2b10	HT0_HI_WIN2_BASE
0x2a18	HT0_LO_WIN3_BASE	0x2b18	HT0_HI_WIN3_BASE
0x2a20	HT0_LO_WIN4_BASE	0x2b20	HT0_HI_WIN4_BASE
0x2a28	HT0_LO_WIN5_BASE	0x2b28	HT0_HI_WIN5_BASE
0x2a30	HT0_LO_WIN6_BASE	0x2b30	HT0_HI_WIN6_BASE
0x2a38	HT0_LO_WIN7_BASE	0x2b38	HT0_HI_WIN7_BASE
0x2a40	HT0_LO_WIN0_MASK	0x2b40	HT0_HI_WIN0_MASK
0x2a48	HT0_LO_WIN1_MASK	0x2b48	HT0_HI_WIN1_MASK
0x2a50	HT0_LO_WIN2_MASK	0x2b50	HT0_HI_WIN2_MASK
0x2a58	HT0_LO_WIN3_MASK	0x2b58	HT0_HI_WIN3_MASK
0x2a60	HT0_LO_WIN4_MASK	0x2b60	HT0_HI_WIN4_MASK
0x2a68	HT0_LO_WIN5_MASK	0x2b68	HT0_HI_WIN5_MASK
0x2a70	HT0_LO_WIN6_MASK	0x2b70	HT0_HI_WIN6_MASK
0x2a78	HT0_LO_WIN7_MASK	0x2b78	HT0_HI_WIN7_MASK
0x2a80	HT0_LO_WIN0_MMAP	0x2b80	HT0_HI_WIN0_MMAP
0x2a88	HT0_LO_WIN1_MMAP	0x2b88	HT0_HI_WIN1_MMAP



3C5000L



3C5000L

0x2e38	HT1_LO_WIN7_BASE	0x2f38	HT1_HI_WIN7_BASE
0x2e40	HT1_LO_WIN0_MASK	0x2f40	HT1_HI_WIN0_MASK
0x2e48	HT1_LO_WIN1_MASK	0x2f48	HT1_HI_WIN1_MASK
0x2e50	HT1_LO_WIN2_MASK	0x2f50	HT1_HI_WIN2_MASK
0x2e58	HT1_LO_WIN3_MASK	0x2f58	HT1_HI_WIN3_MASK
0x2e60	HT1_LO_WIN4_MASK	0x2f60	HT1_HI_WIN4_MASK
0x2e68	HT1_LO_WIN5_MASK	0x2f68	HT1_HI_WIN5_MASK
0x2e70	HT1_LO_WIN6_MASK	0x2f70	HT1_HI_WIN6_MASK
0x2e78	HT1_LO_WIN7_MASK	0x2f78	HT1_HI_WIN7_MASK
0x2e80	HT1_LO_WIN0_MMAP	0x2f80	HT1_HI_WIN0_MMAP
0x2e88	HT1_LO_WIN1_MMAP	0x2f88	HT1_HI_WIN1_MMAP
0x2e90	HT1_LO_WIN2_MMAP	0x2f90	HT1_HI_WIN2_MMAP
0x2e98	HT1_LO_WIN3_MMAP	0x2f98	HT1_HI_WIN3_MMAP
0x2ea0	HT1_LO_WIN4_MMAP	0x2fa0	HT1_HI_WIN4_MMAP
0x2ea8	HT1_LO_WIN5_MMAP	0x2fa8	HT1_HI_WIN5_MMAP
0x2eb0	HT1_LO_WIN6_MMAP	0x2fb0	HT1_HI_WIN6_MMAP
0x2eb8	HT1_LO_WIN7_MMAP	0x2fb8	HT1_HI_WIN7_MMAP

xbar2IO-RING4Scache4

0x24xx454647IO-RING9

445464749Ш

BASE4MASKMMAP64BASEKMASK

1MMAPч

3- 7MMAP

[63:48]	[47 10]	[7 4]	[3 0]

3- 8

0-3	Scache0-3
4-5	MC0-1
a	HT0_lo
b	HT0_hi
c	SE
d	MISC




3C5000L

e	HT1_lo
f	HT1_hi



4



4.1 0x0000

0x1fe00000		0x00000000	
4- 1			
7:0	Version	R	8'h11

4.2 0x0008

0x0008									
4- 2									
0	Centigrade	R	1'b1	1	CSR[0x428]				
1	Node counter	R	1'b1	1	CSR[0x408]				
2	MSI	R	1'b1	1	MSI				
3	EXT_IOI	R	1'b1	1	EXT_IOI				
4	IPI_percore	R	1'b1	1	CSR IPI				
5	Freq_percore	R	1'b1	1	CSR				
6	Freq_scale	R	1'b1	1					
7	DVFS_v1	R	1'b1	1	v1				
8	Tsensor	R	1'b1	1					



3C5000L

13	MC1_clken	RW	1'b1	_
----	-----------	----	------	---



3C5000L

57:56	Bad_ip_ddr	R		2	DDR
61:60	Bad_ip_ht	R		2	HT

4.8 0x0198

0x0198

4- 8

15:0		R		
19:16		R		
20	dotest	R	Dotest	
21	iccc_en	R	Iccc_en	
23:22		R		
24	Thsens0_overflow	R		0
25	Thsens1_overflow	R		1



3C5000L

$\text{DIV_REFC} * \text{DIV_LOOPC} / \text{DIV_OUT}$

100MHz 25MHz



3C5000L

[34:32]	VDDA_LDO_CTRL	RW		
[35]	VDDA_LDO_BYPASS	RW		
[38:36]	VDDD_LDO_CTRL	RW		
[39]	VDDD_LDO_BYPASS	RW		
[40]	VDDA_LDO_EN	RW		
[41]	VDDD_LDO_EN	RW		
		RW		

4.10 0x01D0

100ns

0x01d0

4- 11

2:0	core0_freqctrl	RW	0x7	0
3	core0_en	RW	0x1	0
6:4	core1_freqctrl	RW	0x7	1
7	core1_en	RW	0x1	1
10:8	core2_freqctrl	RW	0x7	2
11	core2_en	RW	0x1	2
14:12	core3_freqctrl	RW	0x7	3
15	core3_en	RW	0x1	3
			:	+1 /8

4.11 0x01D8

resetrn_pre 0 500 resetrn_pre 1 resetrn 1

0x01d8

4- 12

0	Core0_resetrn_pre	RW	0x1	0
1	Core0_resetrn	RW	0x1	0
2	Core1_resetrn_pre	RW	0x1	1



3C5000L

3	Core1_resetrn	RW	0x1	1
4	Core2_resetrn_pre	RW	0x1	2
5	Core2_resetrn	RW	0x1	2
6	Core3_resetrn_pre	RW	0x1	3
7	Core3_resetrn	RW	0x1	3

4.12 0x0400

0x0400

4- 13





3C5000L

46:44	fregscale_stable	RW	0x0	Stable clock
47	clken_stable	RW	0x0	Stable clock
48	EXT_INT_en	RW	0x0	IO
49	INT_encode	RW	0x0	
53:52				
54				
57:56	thsensor_sel	RW	0x0	
62:60	Auto_scale	R	0x0	
63	Auto_scale_doing	R	0x0	

4.14 0x0428

0x0428

CSR[0x0008][0]

4- 15

7:0	Centigrade temperature	RO	0x0	
63:8		RW	0x0	

4.15 SRAM 0x0430

Sram 0x0430

4- 16 SRAM

31:0	sram_ctrl	RW	0x0	Sram
63:32		RW	0x0	

4.16 FUSE0 0x0460

Fuse0 0x0460

4- 17 FUSE

127:0	Fuse_0	RW	0x0	
-------	--------	----	-----	--



4.17 FUSE1 0x0470

Fuse1 0x0470

4- 18 FUSE

127:0	Fuse_1	RW	0x0	



3C5000L

5

3C5000



3C5000L

LA132 Clock	Main Clock	*1			LA132 1GHz
Stable Clock	SYS_CLOCK	*1			
Mem Clock	MEM PLL	PLL			
	Main Clock	/2 4 /4 4 /8			

5.2



3C5000L

				0: (n+1)/8 1: 1/(n+1)
--	--	--	--	--------------------------

5.2.2

3C5000L

□

□

┆

└

□

0x1fe00000

0x0420□

5- 4

22	freqscale_percore	RW	0x0	
23	clken_percore	RW	0x0	

freqscale_percore

1

freqscale

freqscale_mode

clken_percore

1

clken

□

□

0x1050□

5- 5

--	--	--

4 freqscale_mode





5.3.1

Ш

0x1fe00000

0x0180Ш

5- 6



42:40 Nod



3C5000L

26:24	HT0_freq_scale_ctrl	RW	3'b111	HT	0
27	HT0_clken	RW	1'b1		HT0
30:28	HT1_freq_scale_ctrl	RW	3'b111	HT	1
31	HT1_clken	RW	1'b1		HT1


HT					
+1 /8 1/ +1 1/					
0x1fe00000 0x0420					
HT core clock Node clock Node clock					
5- 10					
39:38	freqscale_mode_HT	RW	0x0	HT	0: (n+1)/8 1: 1/(n+1)

5.5 Stable Counter


Stable Counter					
0x1fe00000 0x0420					
5- 11					
20	stable_sel	RW	0x0	0	SYS CLOCK
				1	NODE CLOCK
21	stable_reset	RW	0x0	1	
				0	
					Stable clock
40	freqscale_mode_stable	RW	0x0	0: (n+1)/8	
				1: 1/(n+1)	
46:44	freqscale_stable ^H	RW	0x0		Stable clock
47	clken_stable	RW	0x0	x000 p ū	




6



6.1 Stable Counter



6.1.1 Stable Timer



Core0_timer_config	0x1060	RW	0
Core0_timer_ticks	0x1070	R	0
Core1_timer_config	0x1160	RW	1
Core1_timer_ticks	0x1170	R	1
Core2_timer_config	0x1260	RW	2
Core2_timer_ticks	0x1270	R	2
Core3_timer_config	0x1360	RW	3
Core3_timer_ticks	0x1370	R	3

6- 2

percore_timer_config	0x1060	RW	
percore_timer_ticks	0x1070	R	

6- 3

timer_config				
63	1	RW	0x1	1 1
62	Periodic	RW	0x0	timer_config InitVal 1 0
61	Enable	RW	0x0	1 1
47:0	InitVal	RW	0x0	
timer_ticks				
63:48	0	R	0x0	0
47:0	Ticks	R	0x0	48'hffff_ffff_ffff

6.1.2 Stable Counter

Stable counter

Stable counter

6- 4

20	stable_sel	RW	0x0	0 SYS CLOCK 1 NODE CLOCK
21	stable_reset	RW	0x0	1 0
40	freqscale_mode_stable	RW	0x0	Stable clock 0: (n+1)/8 1: 1/(n+1)
46:44	freqscale_stable	RW	0x0	Stable clock
47	clken_stable	RW	0x0	Stable clock

3C5000L



7 GPIO

3C5000L 32 GPIO 0x1fe00000

7.1 0x0500

0x1fe00000 0x0500 7- 1

31:0	GPIO_OEn	RW	32'hffffff	GPIO
63:32	GPIO_FUNC_En	RW	32'hffff0000	GPIO

7.2 0x0508

0x1fe00000 0x0508 7- 2

31:0	GPIO_O	RW	32'h0	GPIO
63:32	GPIO_I	RO	32'h0	GPIO


7.3 0x0510

0x1fe00000 0x0510 7- 3

31:0	GPIO_INT_Pol	RW	32'h0	GPIO 0 - 1 -
63:32	GPIO_INT_en	RW	32'h0	GPIO

7.4 GPIO

3C5000L GPIO



7- 4 GPIO

GPIO			
0	GPIO000	SPI_CS _{n1}	GPIO
1	GPIO001	SPI_CS _{n2}	GPIO
2	GPIO002	UART1_RXD	GPIO
3	GPIO003	UART1_TXD	GPIO
4	GPIO004	UART1_RTS	GPIO
5	GPIO005	UART1_CTS	GPIO
6	GPIO006	UART1_DTR	GPIO
7	GPIO007	UART1_DSR	GPIO
8	GPIO008	UART1_DCD	GPIO
9	GPIO009	UART1_RI	GPIO
10	GPIO010	-	GPIO
11	GPIO011	-	GPIO
12	GPIO012	-	GPIO
13	GPIO013	SCNT_RST _n	GPIO
14	GPIO014	PROCH0T _n	GPIO
15	GPIO015	THERMTRIP _n	GPIO
16	HT0_LO_POWEROK	GPIO16	HT0_LO_POWEROK
17	HT0_LO_RST _n	GPIO17	HT0_LO_RST _n
18	HT0_LO_LDT_REQ _n	GPIO18	HT0_LO_LDT_REQ _n
19	HT0_LO_LDT_STOP _n	GPIO19	HT0_LO_LDT_STOP _n



20	HT0_HI_POWEROK	GPIO20	HT0_HI_POWEROK
21	HT0_HI_RSTn	GPIO21	HT0_HI_RSTn
22	HT0_HI_LDT_REQn	GPIO22	HT0_HI_LDT_REQn
23	HT0_HI_LDT_STOPn	GPIO23	HT0_HI_LDT_STOPn
24	HT1_LO_POWEROK	GPIO24	HT1_LO_POWEROK
25	HT1_LO_RSTn	GPIO25	HT1_LO_RSTn
26	HT1_LO_LDT_REQn	GPIO26	HT1_LO_LDT_REQn
27	HT1_LO_LDT_STOPn	GPIO27	HT1_LO_LDT_STOPn
28	HT1_HI_POWEROK	GPIO28	HT1_HI_POWEROK
29	HT1_HI_RSTn	GPIO29	HT1_HI_RSTn
30	HT1_HI_LDT_REQn	GPIO30	HT1_HI_LDT_REQn
31	HT1_HI_LDT_STOPn	GPIO31	HT1_HI_LDT_STOPn

7.5 GPIO

3C5000L	GPIO	Ш	
GPIO00 ҫ GPIO08 ҫ GPIO16 ҫ GPIO24	0	Ш	
GPIO01 ҫ GPIO09 ҫ GPIO17 ҫ GPIO25	1	Ш	
GPIO02 ҫ GPIO10 ҫ GPIO18 ҫ GPIO26	2	Ш	
GPIO03 ҫ GPIO11 ҫ GPIO19 ҫ GPIO27	3	Ш	
GPIO04 ҫ GPIO12 ҫ GPIO20 ҫ GPIO28	4	Ш	
GPIO05 ҫ GPIO13 ҫ GPIO21 ҫ GPIO29	5	Ш	
GPIO06 ҫ GPIO14 ҫ GPIO22 ҫ GPIO30	6	Ш	
GPIO07 ҫ GPIO15 ҫ GPIO23 ҫ GPIO31	7	Ш	

GPIO	GPIO_INT_en	GPIO_INT_POL
0x1fe00000	0x0510Ш	

7- 5

31:0	GPIO_INT_Pol	RW	32'h0	GPIO 0 -
------	--------------	----	-------	-------------



3C5000L

				1 -
63:32	GPIO_INT_en	RW	32'h0	GPIO

GPIO

POL

0

1

III

CPU

3C5000L

8 L4

L4

64

32

32

3C5000L

LA464

Cache

AXI

Cache

32LA464

1

LoongArch

1

4

4

1

256

8

4

1

256

64

48

1

4

4

1y

64

8

2048

2112

TLB

64

TLB

1

Cache

Cache

64KB 4

1

Victim Cache

Cache

Λ

λ μ β δ 0
ε τ ρ σ γ

ω ρ σ γ

μ α β γ δ ε ζ η θ ι κ λ μ ν ξ ο π ρ σ τ υ φ χ ψ ω

000Γ

λ μ β δ ε ζ η θ ι κ λ μ ν ξ ο π ρ σ τ υ φ χ ψ ω

λ μ β δ ε ζ η θ ι κ λ μ ν ξ ο π ρ σ τ υ φ χ ψ ω

λ

μ

β

δ

ε

ζ

η

θ

ι

κ

λ

μ

ν

ξ

ο

π

ρ

σ

τ

υ

φ

χ

ψ

ω

α

β

γ

δ

ε

ζ

η

θ

ι

κ

λ

μ

ν

ξ

ο

π

ρ

σ

τ

υ

φ

χ

ψ

ω

α

β

γ

δ

ε

ζ

η

θ

ι

κ

λ

μ

ν

ξ

ο

π

ρ

σ

τ

υ

φ

χ

ψ

ω

α

β

γ

δ

ε

ζ

η

θ

ι

κ

λ

μ

ν

ξ

ο

π

ρ

σ

τ

υ

φ

χ

ψ

ω

α

β

γ

δ

ε

ζ

η

θ

ι

κ

λ

μ

ν

ξ

ο

π

ρ

σ

τ

υ

φ

χ

ψ

ω

α

β

γ

δ

ε

ζ

η

θ

ι

κ

λ

μ

ν

ξ

ο

π

ρ

σ

τ

υ

φ

χ

ψ

ω

α

β

γ

δ

ε

ζ

η

θ

ι

κ

λ

μ

ν

ξ

ο

π

ρ

σ

τ

υ

φ

χ

ψ

ω

α

β

γ

δ

ε

ζ

η

θ

ι

κ

λ

μ

ν

ξ

ο

π

ρ

σ

τ

υ

φ

χ

ψ

ω

α

β

γ

δ

ε

ζ

η

θ

ι

κ

λ

μ

ν

ξ

ο

π

ρ

σ

τ

υ

φ

χ

ψ

ω

α

β

γ

δ

ε

ζ

η

θ

ι

κ

λ

μ

ν

ξ

ο

π

ρ

σ

τ

υ

φ

χ

ψ

ω

α

β

γ

δ

ε

ζ

η

θ

ι

κ

λ

μ

ν

ξ

ο

π

ρ

σ

τ

υ

φ

χ

ψ

ω

α

β

γ

δ

ε

ζ

η

θ

ι

κ

λ

μ

ν

ξ

ο

π

ρ

σ

τ

υ

φ

χ

ψ

ω

α

β

γ

δ



3C5000L

0 ⌈ bitAA:BB

AA BB (AA-BB+1) ⌈

3C5000L ⌈ ⌋ ⌋

3C5000L ⌈

3C5000L

⌈

8- 1 3C5000L

0x0	31:0	PRId					32 L h14_c010
	1:0	ARCH	2'b00	LA32	2'b01		2 L b10
			LA32	2'b10	LA64	⌈ 2'b11	⌈
	2	PGMMU	1	MMU			1 L b1
	3	IOCSR	1	IOCSR			1 L b1
	11:4	PALEN			PALEN	1	8 L d47
	19:12	VALEN				m "	

0x1

3C5000L

	17:15	LLFTP_ver	1111	11	3 L h1
	21	LSPW	1		1 L b1
	22	LAM	1	AM*	1 L b1
0x3	0	CCDMA	1	Cache Coherent DMA	1 L b1
	1	SFB	1	Store Fill Buffer SFB	1 L b1
	3	LLEXC	1	LL	1 L b1
	4	SCDLY	1	SC	1 L b1
	5	LLDBAR	1	LL dbar	1 L b1
	6	ITLBHMC	1	ITLB TLB	1 L b1
	7	ICHMC	1	ICache DCache	1 L b1
	10:8	SPW_LVL	page walk		3 L h4
	11	SPW_HP_HF	1	page walk TLB	1 L b1
	12	RVA	1		1 L b1
	16:13	RVMAX-1		-1	4 L h7
0x4	31:0	CC_FREQ		Hz	N/A
0x5	15:0	CC_MUL			N/A
	31:16	CC_DIV			N/A
0x6	0	PMP	1		1 L b1
	3:1	PMVER		1	3 L h1
	7:4	PMNUM		-1	4 L h3
	13:8	PMBITS		-1	6 L h3f
	14	UPM	1		1 L b1
0xa	0	L1 IU_Present	1	Cache Cache	1 L b1
	1	L1 IU Unify	1	L1 IU_Present Cache Cache	1 L b0
	2	L1 D Present	1	Cache	1 L b1
	3	L2 IU Present	1	Cache Cache	1 L b1
	4	L2 IU Unify	1	L2 IU_Present Cache Cache	1 L b1
	5	L2 IU Private	1	L2 IU_Present Cache	1 L b1
	6	L2 IU Inclusive	1 L1	L2 IU_Present Cache	1 L b0
	7	L2 D Present	1	Cache	1 L b0
	8	L2 D Private	1	Cache	1 L b0



3C5000L

9	L2 D Inclusive	1	Cache	L1	1 L b0
10	L3 IU Present	1	Cache	Cache	1 L b1
11	L3 IU Unify	1	L3 IU_Present	Cache	Cache 1 L b1
12	L3 IU Private				



8.2 3C5000L

3C5000L	CSR			
CSR	4	JTAG	Ш	
CSR	IOCSR RD.B/H/W/D	IOCSR WR.B/H/W/D	4	Ш
IOCSR RD.B/H/W/D	IOCSR RD.B/H/W/D rd, rj		rj	
CSR	CSR	rd	Ш IOCSR WR.B/H/W/D	
IOCSR WR.B/H/W/D	rd, rj	rj	CSR	
rd	CSR	Ш IOCSR RD.B/H/W/D	IOCSR WR.B/H/W/D	
Ш				
IOCSR RD.B/H/W/D	IOCSR WR.B/H/W/D			
0x1fe00000				Ш



3C5000L

9 Cache SCache

SCache

3C



3C5000L

				3- 64-127 cycle random 4 – 128-255 cycle random –
31	MCC storefill en	RW	1'b0	MCC storefill
34:32				
35	MCC clean exclusive replace en	RW	1'b0	
36	MCC clean shared replace en	RW	1'b0	



3C5000L

10

3C5000L

8

IPI

BIOS

W

3C5000L

3A3000

W

W

10.1

3C5000L

0x3_0000

0



3C5000L

Core0_IPI_Enalbe	0x1004	RW	0	IPI_Enalbe
Core0_IPI_Set	0x1008	W	0	IPI_Set
Core0_IPI_Clear	0x100c	W	0	IPI_Clear
Core0_MailBox0	0x10- - x0			



3C5000L

Core3_MailBox0	0x1320	R	3	IPI_MailBox0
Core3_MailBox1	0x1328	RW	3	IPI_MailBox1
Core3_MailBox2	0x1330	W	3	IPI_MailBox2
Core3_MailBox3	0x1338	W	3	IPI_MailBox3

3C5000L

⌵

3C5000L

CC-NUMA

IPI

⌵

0

0

IPI_Status

0x1FE01000

1

0

0x10001FE01000

⌵

10.2

3C5000L

⌵

⌵

10- 6

perCore_IPI_Status	0x1000	R	IPI_Status
perCore_IPI_Enalbe	0x1004	RW	IPI_Enalbe
perCore_IPI_Set	0x1008	W	IPI_Set
perCore_IPI_Clear	0x100c	W	IPI_Clear
perCore_MailBox0	0x1020	RW	IPI_MailBox0
perCore_MailBox1	0x1028	RW	IPI_MailBox1
perCore_MailBox2	0x1030	RW	IPI_MailBox2
perCore_MailBox3	0x1038	RW	IPI_MailBox3

MailBox


⌵

10- 7

IPI_Send	0x1040	WO	32 [31] [30:26] [25:16] [15:5] [4:0]	1 IPI_Status
----------	--------	----	---	-----------------------------




3C5000L






11 I/O



11.1 I/O



11- 1

	/				
	Intedge	Inten	Intenset	Intenclr	
0	RW / 0	R / 0	RW / 0	RW / 0	GPIO24/16/8/0/SC0
1	RW / 0	R / 0	RW / 0	RW / 0	GPIO25/17/9/1/SC1
2	RW / 0	R / 0	RW / 0	RW / 0	GPIO26/18/10/2/SC
					2
3					



11.1.1

3A3000

0x1fe00000

0x3ff00000

0x3ff00000

disable_0x3ff0

11- 2 IO

Intisr	0x1420	32
Inten	0x1424	32
Intenset	0x1428	32
Intenclr	0x142c	32
Intedge	0x1434	32
CORE0_INTISR	0x1440	CORE0 32
CORE1_INTISR	0x1448	CORE1 32
CORE2_INTISR	0x1450	CORE2 32
CORE3_INTISR	0x1458	CORE3 32

3C5000L

4

32

INT0

INT3

CP0_Status

IP2

IP5

32

I/O

8

11- 3

11- 4

0x48

3

INT2

3C5000L

CSR[0x420][49]

[7:4]

0-7

0-7

0x28

3

INT2

11- 3

3:0	
7:4	

11- 4

Entry0	0x1400	GPIO24/16/8/0	Entry16 0x1410



3C5000L

Entry1	0x1401	GPIO25/17/9/1	Entry17	0x1411	HT0-int1
Entry2	0x1402	GPIO26/18/10/2	Entry18	0x1412	HT0-int2
Entry3	0x1403	GPIO27/19/11/3	Entry19	0x1413	HT0-int3
Entry4	0x1404	GPIO28/20/12/4	Entry20	0x1414	HT0-int4
Entry5	0x1405	GPIO29/21/13/5	Entry21	0x1415	HT0-int5
Entry6	0x1406	GPIO30/22/14/6	Entry22	0x1416	HT0-int6
Entry7	0x1407	GPIO31/23/15/7	Entry23	0x1417	HT0-int7
Entry8	0x1408	I2C0	Entry24	0x1418	HT1-int0
Entry9	0x1409	I2C1	Entry25	0x1419	HT1-int1
Entry10	0x140a	UART0	Entry26	0x141a	HT1-int2
Entry11	0x140b	MC0	Entry27	0x141b	HT1-int3
Entry12	0x140c	MC1	Entry28	0x141c	HT1-int4
Entry13	0x140d	SPI	Entry29	0x141d	HT1-int5
Entry14	0x140e	Thsens	Entry30	0x141e	HT1-int6
Entry15	0x140f	UART1	Entry31	0x141f	HT1-int7

11.1.2

3C5000L

⌌

⌌

⌌

11- 5

perCore_INTISR	0x1010	32

11.2 I/O

I0

3C5000L

I /0

HT

256

HT

I0

⌌



3C5000L

IO I Ł Ш
0x1fe00000 0x0420Ш

11- 6

48	EXT_INT_en	RW	0x0	IO

IO HT Ш
256 Ш

11.2.1

IO Ш

0x1fe00000 Ш

11- 7 IO

EXT_IOn[63:0]	0x1600	IO [63:0]
EXT_IOn[127:64]	0x1608	IO [127:64]
EXT_IOn[191:128]	0x1610	IO [191:128]
EXT_IOn[255:192]	0x1618	IO [255:192]

11- 8 IO

EXT_IObounce[63:0]	0x1680	IO [63:0]
EXT_IObounce[127:64]	0x1688	IO [127:64]
EXT_IObounce[191:128]	0x1690	IO [191:128]
EXT_IObounce[255:192]	0x1698	IO [255:192]

11- 9 IO

EXT_IOn[63:0]	0x1700	IO [63:0]
EXT_IOn[127:64]	0x1708	IO [127:64]
EXT_IOn[191:128]	0x1710	IO [191:128]
EXT_IOn[255:192]	0x1718	IO [255:192]



3C5000L



3C5000L

EXT_IOlmap_Core255	0x1CFF	EXT_IOl[255]
--------------------	--------	--------------

11- 15

EXT_IOl_node_type0	0x14A0	16	0
EXT_IOl_node_type1	0x14A2	16	1
EXT_IOl_node_type2	0x14A4	16	2
.....			
EXT_IOl_node_type15	0x14BE	16	15

11.2.2

Ш

11-. 16 0 l IO



perCore_EXT_IOlsl[63:0] 0x1800 IO v &


63 18010



11.2.4

IO

HT



12

12.1

3C5000L

0x1FE00198

山

0x1FE00000

0x0198

12- 1



24

Thsens0_overflow

R

0


3C5000L			
EN	Gate	0x198	16
SEL	3C5000L		
	0	1	
	4		
		0x1fe00000	
	12- 3		
Thsens_int_ctrl_Hi	0x1460	RW	[7:0] Hi_gate0 0
			[8:8] Hi_en0 0
			[11:10] Hi_Sel0 0
			[23:16] Hi_gate1 1
			[24:24] Hi_en1 1
			[27:26] Hi_Sel1 1
			[39:32] Hi_gate2 2
			[40:40] Hi_en2 2
			[43:42] Hi_Sel2 2
			[55:48] Hi_gate3 3
			[56:56] Hi_en3 3
			[59:58] Hi_Sel3 3
			[7:0] Lo_gate0 0
			[8:8] Lo_en0 0
Thsens_int_ctrl_Lo	0x1468	RW	[11:10] Lo_Sel0 0
			[23:16] Lo_gate1 1
			[24:24] Lo_en1 1
			[27:26] Lo_Sel1 1
			[39:32] Lo_gate2 2
			[40:40] Lo_en2 2
			[43:42] Lo_Sel2 2
			[55:48] Lo_gate3 3
			[56:56] Lo_en3 3
			[59:58] Lo_Sel3 3
			[7:0] Hi_gate0 0
			[8:8] Hi_en0 0
			[11:10] Hi_Sel0 0
			[23:16] Hi_gate1 1
			[24:24] Hi_en1 1



3C5000L

Thsens_int_up	0x1478	RW	[7:0] Hi_gate0	8
			[15:8] Hi_gate1	8
			[23:16] Hi_gate2	8
			[31:24] Hi_gate3	8
			[39:32] Low_gate0	8
			[47:40] Low_gate1	8
			[55:48] Low_gate2	8
			[63:56] Low_gate3	8

12.3



12.4

NOVA

THE PROCHOTn

THE

...

...

...



3C5000L

11:9	Temp_cluster	RW	0	Thsens_trigger
------	--------------	----	---	----------------

$$=data*731/0x4000 - 273 \qquad -40 \quad \sim 125$$

12- 7

Cluster



13 DDR4 SDRAM

3C5000L DDR4 SDRAM
JESD79-4 Ⅲ

13.1 DDR4 SDRAM

3C5000L DDP 3DS Ⅲ DDP 8
CS 8 DDR4 SDRAM 4 3DS 4 CS 8
DDR4 SDRAM 32 RANK Ⅲ 22 18
Bank 2 Bank Group RASn 4
CASn Wen Ⅲ
3C5000L DDR4

13.2 DDR4 SDRAM

DDR4 SDRAM 13- 1 11 Command CMD RAS_n 4
CAS_n WE_n 3 11 RAS_n=1, CAS_n=0, WE_n=111
TBD
13- 1 DDR4 SDRAM
Cas Latency CL = 5 Read Latency RL =5 Burst Length = 811
DDR4 SDRAM 11 CMD ACT_n 4 RAS_n 4 CAS_n WE_n 4
11 ACT_n=1 RAS_n=1, CAS_n=0, WE_n=111

13.3 DDR4 SDRAM

DDR4 SDRAM TBD
13- 2 11 CMD RAS_n 4 CAS_n WE_n 3 11
RAS_n=1, CAS_n=0, WE_n=011 DQM
DQM DQS 11
TBD
13- 2 DDR4 SDRAM
Cas Latency CL = 5 Wead Latency WL =5 Burst Length = 811
DDR4 SDRAM 11 CMD ACT_n 4 RAS_n 4 CAS_n WE_n 4
11 ACT_n=1 RAS_n=1, CAS_n=0, WE_n=011

13.4 DDR4 SDRAM

13.4.1

13- 1

Offset	63:55	55:48	47:40	39:32	31:24	23:16	15:8	7:0
--------	-------	-------	-------	-------	-------	-------	------	-----

PHY

11111

11119



3C5000L

0x0028	rdfifo_empty(RD)				Overflow(RD)		
0x0030	dll_value(RD)	dll_init_done(RD)	dll_lock_mode	dll_bypass	dll_adj_cnt	dll_increment	dll_start_point
0x0038			dll_dbl_fix			dll_close_disable	dll_ck
0x0040			dbl_ctrl_ckca			dll_dbl_ckca	
0x0048	pll_ctrl_ckca			pll_lock_ckca(RD)	dll_lock_ckca(RD)	clken_ckca	clkssel_ckca
0x0050			dbl_ctrl_ds_0			dll_dbl_ds_0	
0x0058	pll_ctrl_ds_0			pll_lock_ds_0(RD)	dll_lock_ds_0(RD)	clken_ds_0	clkssel_ds_0
0x0060			dbl_ctrl_ds_1			dll_dbl_ds_1	
0x0068	pll_ctrl_ds_1			pll_lock_ds_1(RD)	dll_lock_ds_1(RD)	clken_ds_1	clkssel_ds_1
0x0070			dbl_ctrl_ds_2			dll_dbl_ds_2	
0x0078	pll_ctrl_ds_2			pll_lock_ds_2(RD)	dll_lock_ds_2(RD)	clken_ds_2	clkssel_ds_2
0x0080			dbl_ctrl_ds_3			dll_dbl_ds_3	
0x0088	pll_ctrl_ds_3			pll_lock_ds_3(RD)	dll_lock_ds_3(RD)	clken_ds_3	clkssel_ds_3
0x0090			dbl_ctrl_ds_4			dll_dbl_ds_4	
0x0098	pll_ctrl_ds_4			pll_lock_ds_4(RD)	dll_lock_ds_4(RD)	clken_ds_4	clkssel_ds_4
0x00a0			dbl_ctrl_ds_5			dll_dbl_ds_5	
0x00a8	pll_ctrl_ds_5			pll_lock_ds_5(RD)	dll_lock_ds_5(RD)	clken_ds_5	clkssel_ds_5
0x00b0			dbl_ctrl_ds_6			dll_dbl_ds_6	
0x00b8	pll_ctrl_ds_6			pll_lock_ds_6(RD)	dll_lock_ds_6(RD)	clken_ds_6	clkssel_ds_6
0x00c0			dbl_ctrl_ds_7			dll_dbl_ds_7	
0x00c8	pll_ctrl_ds_7			pll_lock_ds_7(RD)	dll_lock_ds_7(RD)	clken_ds_7	clkssel_ds_7
0x00d0			dbl_ctrl_ds_8			dll_dbl_ds_8	
0x00d8	pll_ctrl_ds_8			pll_lock_ds_8(RD)	dll_lock_ds_8(RD)	clken_ds_8	clkssel_ds_8
0x00e0	vrefclk_inv		vref_sample	vref_num		vref_dly	dll_vref
† †							
0x0100					dll_1xgen_0	dll_wrdqs_0	dll_wrdq_0
0x0108					dll_rddqs1_0		
0x0110	rdodt_ctrl_0						



3C5000L

0x0168								rdqsn_bdly_0[35:32]
0x0170	rdq_bdly_0[24:21]	rdq_bdly_0[20:18]	rdq_bdly_0[17:15]	rdq_bdly_0[14:12]	rdq_bdly_0[11:9]	rdq_bdly_0[8:6]	rdq_bdly_0[5:3]	rdq_bdly_0[2:0]
0x0178								rdq_bdly_0[27:26]
0x0180					dll_1xdly_1	dll_1xgen_1	dll_wrdqs_1	dll_wrdq_1
0x0188						dll_gate_1	dll_rddqs1_1	dll_rddqs0_1
0x0190	rdodt_ctrl_1	rdgate_len_1	rdgate_mode_1					



3C5000L

0x0288					dll_gate_3	dll_rddqs1_3	dll_rddqs0_3
0x0290	rdodt_ctrl_3	rdgate_len_3	rdgate_mode_3	rdgate_ctrl_3		dqs_oe_ctrl_3	dq_oe_ctrl_3
0x0298					dly_2x_3	redge_sel_3	rddqs_phase_3(RD)



3C5000L

0x03a8		w_bdly0_5[59:56]	w_bdly0_5[55:52]	w_bdly0_5[51:48]	w_bdly0_5[47:44]	w_bdly0_5[43:40]	w_bdly0_5[39:36]	w_bdly0_5[35:32]
0x03b0	w_bdly1_5[24:21]	w_bdly1_5[20:18]	w_bdly1_5[17:15]	w_bdly1_5[14:12]	w_bdly1_5[11:9]	w_bdly1_5[8:6]	w_bdly1_5[5:3]	w_bdly1_5[2:0]
0x03b8								w_bdly1_5[27:26]
0x03c0							rg_bdly_5[7:4]	rg_bdly_5[3:0]
0x03c8								
0x03d0	rdqsp_bdly_5[31:28]	rdqsp_bdly_5[27:24]	rdqsp_bdly_5[23:20]	rdqsp_bdly_5[19:16]	rdqsp_bdly_5[15:12]	rdqsp_bdly_5[11:8]	rdqsp_bdly_5[7:4]	rdqsp_bdly_5[3:0]
0x03d8								



3C5000L

0x04c8	
0x04d0	rdqsp_bdly_7[3]



3C5000L



3C5000L

† †								
0x1300							ref_num	ref_sch_en
0x1308							Status_sref(RD)	srefresh_req
† †								
0x1340	hardware_pd_7	hardware_pd_6	hardware_pd_5	hardware_pd_4	hardware_pd_3	hardware_pd_2	hardware_pd_1	hardware_pd_0
0x1348	power_sta_7(RD)	power_sta_6(RD)	power_sta_5(RD)	power_sta_4(RD)	power_sta_3(RD)	power_sta_2(RD)	power_sta_1(RD)	power_sta_0(RD)
0x1350	selfref_age		slowpd_age		fastpd_age		active_age	
0x1358				power_up				Age_step
0x1360	tCONF_IDLE				tLPMC_IDLE			
† †								
0x1380								zq_overlap
0x1388								zq_stat_en
0x1390	zq_cnt_1(RD)				zq_cnt_0(RD)			
0x1398	zq_cnt_3(RD)				zq_cnt_2(RD)			
0x13a0	zq_cnt_5(RD)				zq_cnt_4(RD)			
0x13a8	zq_cnt_6(RD)				zq_cnt_6(RD)			
† †								
0x13c0					odt_wr_cs_map			
0x13c8							odt_wr_length	odt_wr_delay
0x13d0					odt_rd_cs_map			
0x13d8							odt_rd_length	odt_rd_delay
† †								
0x1400				tRESYNC_length	tRESYNC_delay	tRESYNC_shift	tRESYNC_max	tRESYNC_min
† †								
0x1440					pre_predict		tm_cmdq_num	burst_length
0x1448								ca_timing
0x1450						wr/rd_dbi_en	ca_par_en	crc_en
0x1458							tCA_PAR	tWR_CRC
0x1460	bit_map_7	bit_map_6	bit_map_5	bit_map_6	bit_map_3	bit_map_2	bit_map_1	bit_map_0
0x1468	bit_map_15	bit_map_14	bit_map_13	bit_map_12	bit_map_11	bit_map_10	bit_map_9	bit_map_8
0x1470							bit_map_17	bit_map_16
0x1478								bitmap_mirror
0x1480				alertn_misc(RD)			alertn_cnt	alertn_clr
0x1488	alertn_addr(RD)							
† †								
0x1500	win0_base							
0x1508	win1_base							
0x1510	win2_base							
0x1518	win3_base							
0x1520	win4_base							



3C5000L

0x2118	ba_conflict_all(RD)
0x2120	ba_conflict_last1(RD)
0x2128	ba_conflict_last2(RD)
0x2130	ba_conflict_last3(RD)
0x2138	ba_conflict_last4(RD)
0x2140	ba_conflict_last5(RD)
0x2148	ba_conflict_last6(RD)
0x2150	ba_conflict_last7(RD)
0x2158	ba_conflict_last8(RD)
0x2160	rd_conflict(RD)
0x2168	wr_conflict ^(D) (RD)
0x2170	rtw_conflict(RD)
0x2178	



3C5000L

0x3038	Lpbk_dat_w0[127:64]						
0x3040	Lpbk_dat_w1[63:0]						
0x3048	Lpbk_dat_w1[127:64]						
0x3050	lpbk_ecc_mask_w0	lpbk_dat_mask_w0			lpbk_ecc_w0		
	0						
0x3058	lpbk_ecc_mask_w1	lpbk_dat_mask_w1			lpbk_ecc_w1		
	1						
0x3060							prbs_23
0x3068	prbs_init						
† †							
0x3100				fix_data_pattern_index	bus_width	page_size	test_engine_en
				x			
0x3108	cs_diff_tst		c_diff_tst	bg_diff_tst	ba_diff_tst	row_diff_tst	col_diff_tst
0x3120	addr_base_tst						
0x3128							
0x3130	user_data_pattern						
0x3138							
0x3140	valid_bits[63:0]						
0x3148							valid_bits[71:64]
0x3150	ctrl[63:0]						
0x3158	ctrl[127:64]						
0x3160	obs[63:0] (RD)						
0x3168	obs[127:64] (RD)						
0x3170	obs[191:128] (RD)						
0x3178	obs[255:192] (RD)						
0x3180	obs[319:256] (RD)						
0x3188	obs[383:320] (RD)						
0x3190	obs[447:384] (RD)						
0x3198	obs[511:448] (RD)						
0x31a0	obs[575:512] (RD)						
0x31a8	obs[639:576] (RD)						
0x31b0	obs[671:640](RD)						
† †							
0x3200							
0x3208							




3C5000L

0x3308	tst_308
0x3310	tst_310
0x3318	tst_318
0x3320	tst_320
0x3328	tst_328
0x3330	tst_330
0x3338	tst_338
0x3340	tst_340
0x3348	tst_348
0x3350	tst_350
0x3358	tst_358
0x3360	tst_360
0x3368	tst_368
0x3370	tst_370
0x3378	tst_378

13.5

13.5.1



13.5.2







Sys_reset

DDR_RESETh

4 GATE		DQ	4	DQ
Ш	bit-deskew	dataslice		bit
Ш				

13.5.3.1 Write Leveling

Write Leveling	DQS	Ш
(1)		
(2) Dll_wrdqs_x x = 0 ÷ 8	0x20	
(3) Dll_wrdq_x x = 0 ÷ 8	0x0	
(4) Lvl_mode 2 ÷ b01		
(5) Lvl_ready	1	Write Leveling
(6) Lvl_req 1		
(7) Lvl_done	1	Write Leveling
(8) Lvl_resp_x	0	Dll_wrdq_x[6:0]
dll_1xdly[6:0] 1	5-7	Lvl_resp_x 1 9
1	Dll_wrdq_x[6:0]	dll_1xdly[6:0] 1 5-7
Lvl_resp_x 0		Dll_wrdq_x[6:0]
1	5-7	Lvl_resp_x 1 9Ш
(9) Dll_wrdq_x dll_1xdly	0x40	Dll_wrdq_x dll_1xdly
Ш		
(10) DIMM pm_dly_2x	0x0	pm_dly_2x
0x010101Ш		
(11) Lvl_mode 0x700	2 ÷ b00	Write Leveling Ш

13.5.3.2 Gate Leveling

Gate Leveling	DQS
Ш	
(1)	
(2) Write Leveling	
(3) Dll_gate_x x = 0 ÷ 8	0
(4) Lvl_mode 2 ÷ b10	
(5) Lvl_ready	1
(6) Lvl_req 1	
(7) Lvl_done	1
(8) Lvl_resp_x[0] Ш	
Dll_gate_x[6:0] 1	6-8
	0
	Lvl_resp_x[0] 1



3C5000L

(9)	0	Dll_gate_x[6:0]	1	6-9
1	Gate Leveling			
(10)	pm_rddqs_phase	pm_rdedge_sel		
(11)	Dll_gate_x x = 0 to 8	0x20		
(12)		Lvl_req		Lvl_resp_x[7:5]
	Lvl_resp_x[4:2]	Burst_length/2		13
	4	Rd_oe_begin_x		
	Burst_length/2	Dll_gate_x		
(13)	Lvl_mode 0x700	2 L b00	Gate Leveling	
(14)	Gate Leveling	W		

13.5.4

	pm_pad_ctrl_ca[0]	1		
pm_pad_ctrl_ca[0]	0W	DDR4	CAL Mode	W

13.5.5 MRS



3C5000L

(4)	Mrs_req	0x1126	1	DRAM	MRS	
(5)	Mrs_done	0x1127		1	MRS	
		0				
(6)	Command_mode	0x1120	0			Ш

13.5.6

				DRAM		Cmd_cs 4
Cmd_cmd 4	Cmd_ba 4	Cmd_a	0x1128		DRAM	Ш

(1)	Cmd_cs 4	Cmd_cmd 4	Cmd_ba 4	Cmd_a	0x1128	
(2)	Command_mode	0x1120	1			
(3)	Status_cmd	0x1122		1		
		0				
(4)	Cmd_req	0x1121	1	DRAM		
(5)	Command_mode	0x1120	0			Ш

13.5.7

					Ш	
			test_phy		test_phy	
test_*					test_phy	
pm_*			Ш			
Ш						
						Ш
(1)						
(2)						
(3)	Lpbk_en	1				
(4)	Lpbk_start	1				Ш



(5)

(6) Lpbk_error 1

Lpbk_*

0 0

13.5.8 ECC

ECC 64 0

Ecc_enable 0x1280 2

Ecc_enable[0] ECC 0 ECC 0

Ecc_enable[1] ECC 0

0

ECC

0

Int_enable

0

Int_vector[0]

ECC

1

2

Int_vecotr[1]

ECC

Int_vector

1

0


13.5.9



ECC

13- 3 1

1 ECC Mc1_ecc_set	0x0700	RW	1 ECC [5:0]: MC1 int_enable [8]: MC1 int_trigger [21:16]: MC1 int_vector(R0) [33:32]: MC1 ecc_enable ECC [40]: MC1 rd_before_wr
	0x0708	RW	
1 ECC Mc1_ecc_cnt	0x0710	RW	1 ECC [7:0]: MC1 int_cnt ECC [15:8]: MC1 int_cnt_err(R0) ECC [23:16]: MC1 int_cnt_fatal(R0) ECC
1 ECC Mc1_ecc_cs_cnt	0x0718	RO	1 ECC [7:0]: MC1 ecc_cnt_cs_0 CS0 ECC [15:8]: MC1 ecc_cnt_cs_1 CS1 ECC [23:16]: MC1 ecc_cnt_cs_2 CS2 ECC [31:24]: MC1 ecc_cnt_cs_3 CS3 ECC [39:32]: MC1 ecc_cnt_cs_4 CS4 ECC [47:40]: MC1 ecc_cnt_cs_5 CS5 ECC [55:48]: MC1 ecc_cnt_cs_6 CS6 ECC [63:56]: MC1 ecc_cnt_cs_7 CS7 ECC
1 ECC Mc1_ecc_code	0x0720	RO	1 ECC [7:0]: MC1 ecc_code_64 64 ECC ECC [41:32]: MC1 ecc_code_256 256 ECC ECC [52:48]: MC1 ecc_code_dir ECC [60:56]: MC1 ecc_data_dir ECC
1 ECC Mc1_ecc_addr	0x0728	RO	1 ECC [63:0]: MC1 ecc_addr ECC
1 ECC 0 Mc1_ecc_data0	0x0730	RO	1 ECC 0 [63:0]: Mc1_ecc_data0 ECC 64 ECC 256 ECC [63:0]





14 HyperTransport

3C5000L



3C5000L



HT0_8x2	1	16	HyperTransport	8
			HT0_Lo address[40] = 0	
			HT0_Hi address[40] = 1;	
			1	
HT0_Lo_mode	1	HT0_Lo		
		HT0_Lo	HT0_Lo_Powerok	
		HT0_Lo_Rstn	HT0_Lo_Ldt_Stopn	
				“Act
		as Slave”	0	HyperTransport
			Bridge 1	0
		0	HyperTransport	
			P2P	
			1	
	0	HT0_Lo		
			HT0_Lo_Powerok	
		HT0_Lo_Rstn	HT0_Lo_Ldt_Stopn	
				HT
HT0_Lo_Powerok	Powerok	HyperTransport	Powerok	
		HT0_Lo_Mode	1	HT0_Lo
		HT0_Lo_Mode	0	
HT0_Lo_Rstn	Rstn	HyperTransport	Rstn	
		HT0_Lo_Mode	1	HT0_Lo
		HT0_Lo_Mode	0	
HT0_Lo_Ldt_Stopn	Ldt_Stopn	HyperTransport	Ldt_Stopn	
		HT0_Lo_Mode	1	HT0_Lo
		HT0_Lo_Mode	0	
HT0_Lo_Ldt_Reqn	Ldt_Reqn	HyperTransport	Ldt_Reqn	
HT0_Hi_mode				
HT0_Hi_Powerok	Powerok			
HT0_Hi_Rstn	Rstn			
HT0_Hi_Ldt_Stopn	Ldt_Stopn			
HT0_Hi_Ldt_Reqn	Ldt_Reqn			
HT0_Rx_CLKp[1:0]				
HT0_Rx_CLKn[1:0]				



3C5000L

HT0_Rx_CADp[15:0]	CAD[15:0]	HyperTransport CAD
HT0_Rx_CADn[15:0]		[15:8]
HT0_Tx_CADp[15:0]		
HT0_Tx_CADn[15:0]		

HyperTransport

HyperTransport

(200MHz)

(8bit)

W

Init Complete

14.5.2

W

Link Width Out

Link Width In

14.5.2

W

Link Width Out

Link Width In

Link

Freq

HT_Ldt_Stopn

W

HyperTransport

W

HyperTransport

HyperTransport

W

14.2 HyperTransport

3C5000L HyperTransport

1.03/3.0

W

HyperTransport

W

HyperTransport

W

14- 2 HyperTransport

000000	-	NOP		
000001	NPC	FLUSH		
x01xxx	NPC or PC	Write	bit 5 0 - Nonposted 1 - Posted bit 2 0 - Byte 1 - Doubleword bit 1 Don't Care bit 0 Don't Care	bit 5 1 POSTED bit 2 0 - Byte 1 - Doubleword bit 1 Don't Care bit 0 1
01xxxx	NPC	Read	bit 3 Don't Care bit 2 0 - Byte 1 - Doubleword bit 1 Don't Care bit 0 Don't Care	bit 3 Don't Care bit 2 0 - Byte 1 - Doubleword bit 1 Don't Care bit 0 1
110000	R	RdResponse		
110011	R	TgtDone		
110100	PC	WrCoherent	----	
110101	PC	WrAddr	----	



3C5000L

111000	R	RespCoherent	----	
111001	NPC	RdCoherent	----	
111010	PC	Broadcast		
111011	NPC	RdAddr	----	
111100	PC	FENCE		
111111	-	Sync/Error	Sync/Error	

Ш

14- 3

000000	-	NOP		
x01x0x	NPC or PC	Write	bit 5 0 - Nonposted 1 - Posted bit 2 0 – Byte 1 – Doubleword bit 0 0	bit 5 1 POSTED bit 2 0 – Byte 1 – Doubleword bit 0 1
010x0x	NPC	Read	bit 2 0 – Byte 1 – Doubleword bit 0 Don't Care	bit 2 0 – Byte 1 – Doubleword bit 0 1
110000	R	RdResponse		
110011	R	TgtDone		
110100	PC	WrCoherent	----	
110101	PC	WrAddr	----	
111000	R	RespCoherent	----	
111001	NPC	RdCoherent	----	
111011	NPC	RdAddr	----	
111111	-	Sync/Error		

14.3 HyperTransport

HyperTransport 256 Fix Arbiter


E0I Ш

Ш

14.5.7

Ш

14.3.1 PIC





256	Ш	4
PIC	Ш	Ш

14.3.2

		HT		
HT			Ш	HT
	CPU			Ш
	HT			
HT		0x90000e*		



14.4 HyperTransport

14.4.1 HyperTransport

3C5000L 4 HyperTransport

14- 5 4 HyperTransport

0x0A00_0000_0000	0x0AFF_FFFF_FFFF	1 Tbytes	HT0_LO
0x0B00_0000_0000	0x0BFF_FFFF_FFFF	1 Tbytes	HT0_HI
0x0E00_0000_0000	0x0EFF_FFFF_FFFF	1 Tbytes	HT1_LO
0x0F00_0000_0000	0x0FFF_FFFF_FFFF	1 Tbytes	HT1_HI

100



3C5000L

D

- 0x10
- 0x14
- 0x18
- 0x1c
- 0x20
- 0x24
- 0x28

Cardbus CIS Pointer

3C5000L

	0x9C	INT Vector[255:224]			
	0xA0	INT Enable[31:0]			
	0xA4	INT Enable[63:32]			
	0xA8	INT Enable[95:64]			
	0xAC	INT Enable[127:96]			
	0xB0	INT Enable[159:128]			
	0xB4	INT Enable[191:160]			
	0xB8	INT Enable[223:192]			
	0xBC	INT Enable[255:224]			
CAP 5 Gen3	0xC0	Capability Type	Cap Enum/Index	Capability Pointer	Capabiliter ID
	0xC4	Global Link Training			
	0xC8	Transmitter Configuration 0			
	0xCC	Receiver Configuration 0			
	0xD0	Link Training 0			
	0xD4	Frequency Extension			
	0xD8	Transmitter Configuration 1			
	0xDC	Receiver Configuration 1			
	0xE0	Link Training 1			
	0xE4	BIST Control			

Enable	0x100	Device ID		Vendor ID	
	0x104	Status		Command	
	0x108	Class Code			Revision ID
	0x10c	BIST	Header Type	Latency Timer	Cache Line Size
	0x110				
	0x114				
	0x118				
	0x11c				
	0x120				
	0x124				
	0x128	Cardbus CIS Pointer			
	0x12c	Subsystem ID		Subsystem Vendor ID	
	0x130	Expansion ROM Enable Address			
	0x134	Reserved			Capabilities Pointer
	0x138	Reserved			
	0x13c	Bridge Control		Interrupt Pin	Interrupt Line
Receive	0x140	HT RX Enable 0			

Windows	0x144	HT RX Mask	0
	0x148	HT RX Enable	1
	0x14C	HT RX Mask	1
	0x150	HT RX Enable	2
	0x154	HT RX Mask	2
	0x158	HT RX Enable	3
	0x15C	HT RX Mask	3
	0x160	HT RX Enable	4
	0x164	HT RX Mask	4
Header Trans	0x168	HT RX Header Trans	
	0x16C	HT RX EXT Header Trans	
	0x170	HT TX Post Enable	0
Post	0x174	HT TX Post Mask	0
Windows	0x178	HT TX Post Enable	1
	0x17C	HT TX Post Mask	1
	0x180	HT TX Prefetchable Enable	0
Prefetchable	0x184	HT TX Prefetchable Mask	0
Windows	0x188	HT TX Prefetchable Enable	1
	0x18C	HT TX Prefetchable Mask	1
	0x190	HT RX Uncache Enable	0
	0x194	HT RX Uncache Mask	0
	0x198	HT RX Uncache Enable	1
Uncache	0x19C	HT RX Uncache Mask	1
Windows	0x1A0	HT RX Uncache Enable	2
	0x1A4	HT RX Uncache Mask	2
	0x1A8	HT RX Uncache Enable	3
	0x1AC	HT RX Uncache Mask	3
	0x1B0	HT RX P2P Enable	0
P2P	0x1B4	HT RX P2P Mask	0
Windows	0x1B8	HT RX P2P Enable	1
	0x1BC	HT RX P2P Mask	1



3C5000L

21:0	Reserved	22	0x0		

14.5.2 Capability Registers

0x40
0x20010008
Command Capabilities Pointer Capability ID

14- 9 Command Capabilities Pointer Capability ID

31:29	Slave/Pri	3	0x0	R	Command	HOST/Sec
28:26	Reserved	2	0x0	R		
25:21	Unit Count	5	0x0	R/W		Unit
					HOST	ID
					SLAVE	Unit ID
20:16	Unit ID	5	0x0		HOST/SLAVE	act_as_slave
15:08	Capabilities Pointer	8	0x60	R	Cap	
7:0	Capability ID	8	0x08	R	HyperTransport capability ID	



0x5' w i Ð V





3C5000L

23	Dw Fc out	1	0x0	R	
22:20	Max Link Width out	3	0x1	R	HT



3C5000L

15:14	Reserved	2	0x0			
13	Over Flow Error	1	0x0	R	HT	
12	Protocol Error	1	0x0	R/W		HT
					HT	
						HT Disconnect
11:8	Link Freq	4	0x0	R/W		Link Freq Cap
						PLL 0x1F4
						*





3C5000L

9	Retry Count Rollover	1	0x0	R	Retry
8	Reserved	1	0x0	R	
7:6	Short Retry Attempts	2	0x0	R/W	Short Retry
5:1	Reserved	5	0x0	R	
0	Link Retry Enable	1	0x0	R/W	

14.5.4 Retry Count

HyperTransport 3.0 \$n \$d n y



3C5000L

0x80000008

Interrupt Capability

14- 16 Interrupt Capability

31:24	Capabilities Pointer	8	0x80	R	Interrupt discovery and configuration block
23:16	Index	8	0x0	R/W	
15:8	Capabilities Pointer	8	0x0	R	Capabilities Pointer
7:0	Capability ID	8	0x08	R	Hypertransport Capability ID

0x74

0x00000000

Dataport

14- 17 Dataport

31:0	Dataport	32	0x0	R/W	Index 0x10 0xa8 0xac

0x78

0xF8000000

IntrInfo[31:0]

14- 18 IntrInfo 1

31:24	IntrInfo[31:24]	8	0xF8	R	
23:2	IntrInfo[23:2]	22	0x0	R/W	IntrInfo[23:2] PIC IntrInfo
1:0	Reserved	2	0x0	R	


0x7c

0x00000000

IntrInfo[63:32]

14- 19 IntrInfo 2

31:0	IntrInfo[63:32]	32	0x0	R	





3C5000L

[1,3,5,7 + + 127]	1 /HT HI	5
[128,130,132,134 + + 254]	2 /HT HI	6
[129,131,133,135 + + 255]	3 /HT HI	7

ht_int_stripe_4:

[0,4,8,12 + + 252]	0 /HT HI	4
[1,5,9,13 + + 253]	1 /HT HI	5
[2,6,10,14 + + 254]	2 /HT HI	6
[3,7,11,15 + + 255]	3 /HT HI	7

ht_int_stripe_1

0x80
0x00000000
HT [31:0]

14- 20 HT 1

31:0	Interrupt_case [31:0]	32	0x0	R/W	HT [31:0] 0 /HT HI 4
------	--------------------------	----	-----	-----	-------------------------

0x84
0x00000000
HT [63:32]

14- 21 HT 2

31:0	Interrupt_case [63:32]	32	0x0	R/W	HT [63:32] 0 /HT HI 4
------	---------------------------	----	-----	-----	--------------------------

0x88
0x00000000
HT [95:64]

14- 22 HT 3

--	--	--	--	--	--



3C5000L

31:0	Interrupt_case [95:64]	32	0x0	R/W	HT [95:64] 1 /HT HI 5

0x8c
0x00000000
HT [127:96]

14- 23 HT 4

31:0	Interrupt_case [127:96]	32	0x0	R/W	HT [127:96] 1 /HT HI 5

0x90
0x00000000
HT [159:128]

14- 31 HT 5

31:0	Interrupt_case [159:128]	32	0x0	R/W	HT [159:128] 2 /HT HI 6

0x94
0x00000000
HT [191:160]

14- 24 HT 6

31:0	Interrupt_case [191:160]	32	0x0	R/W	HT [191:160] 2 /HT HI 6

0x98
0x00000000
HT [223:192]

14- 25 HT 7

31:0	Interrupt_case [223:192]	32	0x0	R/W	HT [223:192] 3 /HT HI 7

0x9c



3C5000L

0x00000000

HT

[255:224]

14



3C5000L

0xa0
0x00000000
HT [31:0]

14- 27 HT 1

31:0	Interrupt_mask [31:0]	32	0x0	R/W	HT [31:0] 0 /HT HI 4

0xa4
0x00000000
HT [63:32]

14- 28 HT 2

31:0	Interrupt_mask [63:32]	32	0x0	R/W	HT [63:32] 0 /HT HI 4

0xa8
0x00000000
HT [95:64]

14- 29 HT 3

31:0	Interrupt_mask [95:64]	32	0x0	R/W	HT [95:64] 1 /HT HI 5

0xac
0x00000000
HT [127:96]

14- 30 HT 4

31:0	Interrupt_mask [127:96]	32	0x0	R/W	HT [127:96] 1 /HT HI 5

0xb0



3C5000L

0x00000000

HT

[159:128]

14- 31 HT

5



5

5 8 0 8 0 0



3C5000L

Ш

HT

Ш

P2P

HT

P2P

HT

P2P

HT

CPU

P2P

HT

Ш

0x140

0x00000000

HT

0

14- 36 HT

0

31	ht_rx_image0_en	1	0x0	R/W	HT	0
30	ht_rx_image0_trans_en	1	0x0	R/W	HT	0
29	ht_rx_image0_multi_node_en	1	0x0	R/W	HT	0
					[39:37]	[46:44]
28	ht_rx_image0_conf_hit_en	1	0x0	R/W	HT	0
					0	
25:0	ht_rx_image0_trans[49:24]	26	0x0	R/W	HT	0 [49:24]

0x144

0x00000000

HT

0

14- 37 HT

0

31:16	ht_rx_image0_base[39:24]	16	0x0	R/W	HT	0 [39:24]
15:0	ht_rx_image0_mask[39:24]	16	0x0	R/W	HT	0 [39:24]

0x148

0x00000000

HT

1

14- 38 HT

1

31	ht_rx_image1_en	1	0x0	R/W	HT	1
30	ht_rx_image1_trans_en	1	0x0	R/W	HT	1



3C5000L

29	ht_rx_image1_multi_node_en	1	0x0	R/W	HT	1
						[39:37] [46:44]
28	ht_rx_image1_conf_hit_en	1	0x0	R/W	HT	1
					0	
25:0	ht_rx_image1_trans[49:24]	26	0x0	R/W	HT	1 [49:24]

0x14c

0x00000000

HT 1

14- 39 HT 1

31:16	ht_rx_image1_base[39:24]	16	0x0	R/W	HT	1 [39:24]
15:0	ht_rx_image1_mask[39:24]	16	0x0	R/W	HT	1 [39:24]

0x150

0x00000000

HT 2



14- 40 HT 2

31	ht_rx_image2_en	1	0x0	R/W	HT	2
30	ht_rx_image2_trans_en	1	0x0	R/W	HT	2
29	ht_rx_image2_multi_node_en	1	0x0	R/W	HT	2
						[39:37] [46:44]
28	ht					






3C5000L



3C5000L



29	ht_rx_image4_multi_node_en	1	0x0	R/W	HT	4
----	----------------------------	---	-----	-----	----	---




3C5000L

14- 47

30	ht_rx_ext_header_trans_en	1	0x0	R/W	0xFE_00000000 [39:28]
29:0	ht_rx_ext_header_trans[53:24]	30	0x0	R/W	[53:24] [53:29]

14.5.12 POST

14.5.10



0x170
0x00000000
HT POST 0

14- 48 HT POST 0

--	--	--	--	--	--	--	--	--

31	ht_post0_en	1	0x0	R/W	HT	POST	0	
30	ht_split0_en	1	0x0	R/W	HT	(	CPU	uncache
					ACC	)		



3C5000L

15:0	ht_post0_mask[39:24]	16	0x0	R/W	HT	POST	0	[39:24]
------	----------------------	----	-----	-----	----	------	---	---------

0x178

0x00000000

HT POST 1

14- 50 HT POST 1

31	ht_post1_en	1	0x0	R/W	HT	POST	1	
30	ht_split1_en	1	0x0	R/W	HT	(CPU uncache		
					ACC)			
29:16	Reserved	14	0x0					
15:0	ht_post1_trans[39:24]	16	0x0	R/W	HT	POST	1	[39:24]

0x17c

0x00000000

HT POST 1

14- 51 HT POST 1

31:16	ht_post1_base[39:24]	16	0x0	R/W	HT	POST	1	[39:24]
15:0	ht_post1_mask[39:24]	16	0x0	R/W	HT	POST	1	[39:24]

14.5.13

14.5.10 Ⅲ

AXI Ⅲ CACHE

HT CACHE HT

Ⅲ

0x180

0x00000000

HT 0



3C5000L

31	ht_prefetch0_en	1	0x0	R/W	HT	0	
30:16	Reserved	15	0x0				
15:0	ht_prefetch0_trans[39:24]	16	0x0	R/W	HT	0	[39:24]


0x184
0x00000000
HT 0

14- 53 HT 0

31:16	ht_prefetch0_base[39:24]	16	0x0	R/W	HT	0	[39:24]
15:0	ht_prefetch0_mask[39:24]	16	0x0	R/W	HT	0	[39:24]

0x188
0x00000000
HT 1

14- 54 HT 1 n





3C5000L

HT

Ш

SCACHE

CACHE

IO

CACHE

Ш

CACHE



3C5000L

30	ht_uncache1_trans_en	1	0x0	R/W	HT	uncache	1
29	ht_uncache1_multi_node_en	1	0x0	R/W	HT	uncache	1
28	ht_uncache1_conf_hit_en	1	0x0	R/W	HT	uncache	1
25:0	ht_uncache1_trans[49:24]	26	0x0	R/W	HT	uncache	1
					[49:24]		



3C5000L

14- 61 HT			Uncache		2			
31:16	ht_uncache2_base[39:24]	16	0x0	R/W	HT	uncache	2	[39:24]
15:0	ht_uncache2_mask[39:24]	16	0x0	R/W	HT	uncache	2	[39:24]



3C5000L

0x1B0

0x00000000

HT P2P 0

14- 64 HT P2P 0

31	ht_rx_p2p0_en	1	0x0	R/W	HT	P2P	0	
29:0	ht_rx_p2p0_trans[53:24]	30	0x0	R/W	HT	P2P	0	[53:24]

0x1B4

0x00000000

HT P2P 0

14- 65 HT P2P 0

31:16	ht_rx_p2p0_base[39:24]	16	0x0	R/W	HT	P2P	1	[39:24]
15:0	ht_rx_p2p0_mask[39:24]	16	0x0	R/W	HT	P2P	1	[39:24]



14.5.16

0x1C0

0x00904321

APP CONFIG 0

14- 68



3C5000L

					0xF
--	--	--	--	--	-----

0x1C4
0x00904321
APP CONFIG1

14- 69

1

31	tx post split en	1	0x0	R/W	tx post ID 32 byte write
30	tx wr passPW pc	1	0x0	R/W	Post 1 passPW
29	tx wr passPW npc	1	0x0	R/W	Nonpost 1 passPW
28	tx rd passPW	1	0x0	R/W	passPW 1
27	stop same id wr	1	0x0	R/W	AXI ID ID
26	stop same id rd	1	0x0	R/W	AXI ID ID
25	Not axi2seqid wr	1	0x0	R/W	AXI ID seqid fixed seqid
24	Not axi2seqid rd	1	0x0	R/W	AXI ID seqid fixed seqid
23:22	Reserved	2	0x0	R/W	
21	act as slave	1	0x1	R/W	SLAVE
20	Host hide	1	0x0	R/W	
19:16	Rrequest delay	4	0x3	R/W	Rrequest 000 0 001 0-8 010 8-15 011 16-31 100 32-63 101 64-127 110 128-255 111 0



3C5000L

15	Crc Int en	1	0x0	R/W	CRC
14:12	Crc Int route	3	0x0	R/W	CRC
11	Reserved				
10	ht int 8 bit	1	0x0	R/W	8
					3
9:8	ht_int_stripe	2	0x0	R/W	0x0 ht_int_stripe_1
					0x1 ht_int_stripe_2
					0x2 ht_int_stripe_4
4:0	Interrupt Index	5	0x0	R/W	



14.5.18 PHY

PHY
0x1CC
0x83308000
PHY

14- 71 PHY

31:29	Reserved	3	0x0	R	
28	dll locked hi	1	0x0	R	8 DLL
27	dll locked lo	1	0x0	R	8 DLL
26	cdr locked hi	1	0x0	R	8 CDR
25	cdr locked lo	1	0x0	R	8 CDR
24	phase locked	1	0x0		



14.5.20

Ш

0x1D4
0x00000000

14- 73

31	Reserved	1	0x0	R	
30	rx_buffer_r_data[4]	1	0x0	R/W	buffer bit[4]
29	rx_buffer_npc_data[4]	1	0x0	R/W	npc buffer bit[4]
28	rx_buffer_pc_data[4]	1	0x0	R/W	pc buffer bit[4]
27	rx_buffer_b_cmd[4]	1	0x0	R/W	bresponse buffer bit[4]
26	rx_buffer_r_cmd[4]	1	0x0	R/W	buffer bit[4]
25	rx_buffer_npc_cmd[4]	1	0x0	R/W	npc buffer bit[4]
24	rx_buffer_pc_cmd[4]	1	0x0	R/W	pc buffer bit[4]
23:16	R_DATA_txbuffer	8	0x0	R	R
15:8	NPC_DATA_txbuffer	8	0x0	R	NPC
7:0	PC_DATA_txbuffer	8	0x0	R	PC

14.5.21

HT

Ш

0x1D8
0x00000000

14- 74

--	--	--	--	--	--

31	_interle		0x0	R/W	B
30	nop_interleave		0x0	R/W	
29	Tx_neg	1	0x0	R/W	0 1 +1
28	Tx_buff_adj_en	1	0x0	R/W	0->1
27:24	R_DATA_txadj	4	0x0	R/W	R tx_neg 0 R_DATA_txadj tx_neg 1 R_DATA_txadj+1
23:20	NPC_DATA_txadj	4	0x0	R/W	NPC tx_neg 0 NPC_DATA_txadj tx_neg 1 NPC_DATA_txadj+1
19:16	PC_DATA_txadj	4	0x0	R/W	PC tx_neg 0 PC_DATA_txadj tx_neg 1 PC_DATA_txadj+1
15:12	B_CMD_txadj	4	0x0	R/W	B tx_neg 0 B_CMD_txadj tx_neg 1 B_CMD_txadj+1
11:8	R_CMD_txadj	4	0x0	R/W	R tx_neg 0 R_CMD_txadj tx_neg 1 R_CMD_txadj+1
7:4	NPC_CMD_txadj	4	0x0	R/W	NPC / tx_neg 0 NPC_CMD_txadj tx_neg 1 NPC_CMD_txadj+1
3:0	PC_CMD_txadj	4	0x0	R/W	PC tx_neg 0 PC_CMD_txadj tx_neg 1 PC_CMD_txadj+1

14.5.22

0x



14- 75

27:24	rx_buffer_r_data	4	0x0	R/W	buffer
23:20	rx_buffer_npc_data	4	0x0	R/W	npc buffer
19:16	rx_buffer_pc_data	4	0x0	R/W	pc buffer
15:12	rx_buffer_b_cmd	4	0x0	R/W	bresponse buffer
11:8	rx_buffer_r_cmd	4	0x0	R/W	buffer
7:4	rx_buffer_npc_cmd	4	0x0	R/W	npc buffer
3:0	rx_buffer_pc_cmd	4	0x0	R/W	pc buffer

14.5.23 Training 0

HyperTransport 3.0 Training 0

HyperTransport3.0 1/4W

0x1E0

0x00000080


Training 0

14- 76 Training 0





3C5000L






3C5000L

31:0	T3 time	32	0x7fffff	R/W	Training 3

14.5.28





3C5000L

0x00000000

14- 81



31	27	PLL relock counter	5	0x0	R/W	select {PLL_relock_counter ,5 L h1f} 10 L 3ff	counter
26		Counter select	1	0x0	R/W	1 L b0 1 L b1 PLL_relr Pro el	





3C5000L

23:20	Tx_scanin_pcode	4	0x0	R/W	TX	pcode
19:12	Rx_scanin_code	8	0x0	R/W	RX	

14.5.30 PHY



P

4



3C5000L

16:12	Tx_preenmp	5	0x08	R/W	PAD
11 0	Reserved	12	0x0	R	

14.5.31

HyperTransport 3.0 PHY CDR

lock CDR

CDR Ⅲ

0x240

0x00000000

14- 84



15 Cdr_ignore_enable 1 0x0 R/W



3C5000L

14- 90 LDT

5





3C5000L

15:0	HT TX POST ID2 BASE	16	0x0	R/W	AXI ID POST ID BASE
------	---------------------	----	-----	-----	------------------------

0x26C
0x00000000
HT TX POST ID WIN3

14- 94 HT TX POST ID WIN3

31:16	HT TX POST ID3 MASK	16	0x0	R/W	AXI ID POST ID MASK
15:0	HT TX POST ID3 BASE	16	0x0	R/W	AXI ID POST ID BASE

14.5.34

HT IO

HT IO

W

0x270
0x00000000
HT RX INT TRANS Lo

14- 95 HT RX INT TRANS LO

31:4	INT_trans_addr[31:4]	28	0x0	R/W	
3:0	Reserved	4	0x0	R	

0x274
0x00000000
HT RX INT TRANS Hi

14- 96 HT RX INT TRANS Hi



31	INT_trans_en	1	0x0	R/W	
30	INT_trans_allow	1	0x0	R/W	INT_trans_en EXT_INT_en



3C5000L

					Ш
29:26	INT_trans_cache	4	0x0	R/W	Cache
25:0	INT_trans_addr[57:32]	26	0x0	R/W	

14.6 HyperTransport



15

IO

3

I/O

UART

4 SPI

4 I2C

GPIO

3

I/O

AXI

CPU

3

15.1 UART

UART

o

/

o

o

16

o

o

o

FIFO

o

NS16550A

T m

"



3C5000L

15.1.2 IER

[7 0]
0x01
0x00



7:4	Reserved	4	RW			
3	IME	1	RW	Modem	'0' –	'1' –

Б ЕЩЕ ПЕР

В

+4'to'E



3C5000L

0	1	1	1st		4	LSR
0	1	0	2nd		FIFO trigger	FIFO trigger
1	1	0	2nd		FIFO 4	FIFO
	0	1	3rd			THR IIR
0	0	0	4th	Modem	CTS, DSR, RI or DCD.	MSR

15.1.4 FIFO

FCR

FIFO

[7 0]


0x02

0xc0

>000 D89bXΓ• 0



7:6



B•D.E

μi00



3C5000L

--	--

Ш Ш

DTR Ď DSR

RTS Ď CTS

Out1 Ď RI


Out2 Ď DCD

3	OUT2	1	W		DCD
2	OUT1	1	W		RI
1	RTSC	1	W	RTS Ъ	(,

Đ



3C5000L



15.1.8 MODEM

MSR

Modem

[7 0]

0x06

[1

0 B)

A 0 0 T

WO

51

■ ■

Y

O


3C5000L



0x00

7:0	D_DIV	8	RW	

15.1.12



15.2 SPI

- SPI
- o
 - o



SPI 0x1FE001F0

15- 1 SPI

SPI Boot	0X1FC0_0000-0X1FD0_0000	1MByte
SPI Memory	0X1D00_0000-0X1E00_0000	16MByte
SPI Register	0X1FE0_01F0-0X1FE0_01FF	16Byte

SPI Boot 0xBFC00000

SPI

SPI Memory CPU SPI BOOT

15.2.1

SPCR

[7 0]



15.2.2

SPSR



15.2.4

SPER

[7 0]

0x03

0x00





3C5000L

0	memory_en	1	RW	spi flash	csn[0]	Ш
---	-----------	---	----	-----------	--------	---

15.2.6

SFC_SOFTCS

SPI Flash

[7 0]

0x05

0x00

7:4	csn	4	RW	csn
3:0	csen	4	RW	1 cs 7:4

15.2.7

SFC_TIMING

SPI Flash

[7 0]

0x06

0x03

7:4	Reserved	4	RW	
3	quad_io	1	RW	4 1
2	tFast	1	RW	
1:0	tCSH	2	RW	SPI Flash T 00: 1T 01: 2T 10: 4T 11: 8T



15.2.8 CTRL

SPI Flash
[7 0]
0x08
0x00

7:4	nbyte	4	RW	
3:2	reserve	2	RW	
1	nbmode	1	RW	
0	start	1	RW	

15.2.9 CMD

SPI Flash
[7 0]
0x09
0x00

7:0	cmd	8	RW	spi flash

15.2.10 0 BUF0

SPI Flash 0
[7 0]
0x0a
0x00

7:0	buf0	8	RW	SPI SPI W



10/5/20




3C5000L

FLASH

W

15.3 I2C



15.3.1

PRERlo

[7 0]
0x00
0xff

7:0	PRERlo	8	RW	8

15.3.2

PRERhi

[7 0]



0x01

0xff

7:0	PRERhi	8	RW	8

prescale LPB PCLK clock_aSCL

clock_s

Prcescale = clock_a/(4*clock_s)-1

15.3.3 CTR

[7 0]

0x02

0x20

7	EN	1	RW	1 0 ,
6	IEN	1	RW	1
5	MST_EN	1	RW	0 slave 1 master
4:0	Reserved	5	RW	

15.3.4 TXR

[7 0]

0x03

0x00

7:1	DATA	7	W	
0	DRW	1	W	



3C5000L

15.3.5



3C5000L

				0
6	Busy	1	R	I2c 1 0
5	AL	1	R	I2C I2C 1
4:2	Reserved	3	R	
1	TIP	1	R	1 0
0	IF	1	R	1

15.3.8

SLV_CTRL

[7 0]

0x07

0x00

7	SLV_EN	1	WR	MST_EN 0
6 0	SLV_ADDR	7	WR	I2C